首页> 外文会议>Asia and South Pacific Design Automation Conference >Regularity-aware routability-driven placement prototyping algorithm for hierarchical mixed-size circuits
【24h】

Regularity-aware routability-driven placement prototyping algorithm for hierarchical mixed-size circuits

机译:定期感知的可行性驱动的放置原型原型特定原型算法进行层次混合尺寸电路

获取原文

摘要

The paper introduces a routability-driven placement prototyping algorithm for hierarchical mixed-size circuits and pays special attention to regular placement of macros. The three-stage algorithm has become the most popular placement approach for commercial design flows, where placement prototyping plays a critical role in the algorithm because distribution of cells and macros is mainly determined by it. SOC circuits usually contain sets of macros which have identical shapes and are in similar hierarchies. If these macros can be placed regularity, powerplanning will become easier and better routability may be obtained. To consider placement regularity, the paper proposes a physical aware clustering algorithm which is possible to cluster two objects with large area. Experimental results have demonstrated effectiveness of our methodology according to industrial benchmarks tested by a real design low.
机译:本文介绍了用于分层混合尺寸电路的可路由驱动的放置原型算法,并特别注意宏的定期放置。三阶段算法已成为商业设计流的最流行的放置方法,其中放置原型在算法中发挥着关键作用,因为细胞和宏的分布主要由它决定。 SOC电路通常包含具有相同形状的宏集,并且处于类似的层次结构。如果可以将这些宏放置规律性,则POCTPLANING将变得更容易且可以获得更好的无排水性。要考虑放置规律性,本文提出了一种物理感知聚类算法,可以纳入具有大面积的两个对象。实验结果证明了我们的方法的有效性,根据真实设计低的工业基准。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号